![]() |
|
|
|
|
Synplicity Design FlowFigure 1 shows the typical design flow for logic circuits created and processed with Synplicity and Figure 1. Design Flow between Synplicity & MAX+PLUS II Software
|
|
| Last Updated: May 4, 2001 for MAX+PLUS II version 10.1 | |
|
| |
|
Copyright © 2001 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. All rights reserved. By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice. | |